Systems, apparatuses, and methods for performing a horizontal partial sum in response to a single instruction

ABSTRACT

Embodiments of systems, apparatuses, and methods for performing in a computer processor vector packed horizontal partial sum of packed data elements in response to a single vector packed horizontal sum instruction that includes a destination vector register operand, a source vector register operand, and an opcode are described.

CROSS-REFERENCE TO RELATED APPLICATION

This patent application is a U.S. National Phase Application under 35U.S.C. §371 of International Application No. PCT/US2011/067196, filedDec. 23, 2011, entitled SYSTEMS, APPARATUSES, AND METHODS FOR PERFORMINGA HORIZONTAL PARTIAL SUM IN RESPONSE TO A SINGLE INSTRUCTION.

FIELD OF INVENTION

The field of invention relates generally to computer processorarchitecture, and, more specifically, to instructions which whenexecuted cause a particular result.

BACKGROUND

An instruction set, or instruction set architecture (ISA), is the partof the computer architecture related to programming, and may include thenative data types, instructions, register architecture, addressingmodes, memory architecture, interrupt and exception handling, andexternal input and output (I/O). The term instruction generally refersherein to macro-instructions—that is instructions that are provided tothe processor (or instruction converter that translates (e.g., usingstatic binary translation, dynamic binary translation including dynamiccompilation), morphs, emulates, or otherwise converts an instruction toone or more other instructions to be processed by the processor) forexecution—as opposed to micro-instructions or micro-operations(micro-ops)—that is the result of a processor's decoder decodingmacro-instructions.

The ISA is distinguished from the microarchitecture, which is theinternal design of the processor implementing the instruction set.Processors with different microarchitectures can share a commoninstruction set. For example, Intel® Pentium 4 processors, Intel® Core™processors, and processors from Advanced Micro Devices, Inc. ofSunnyvale Calif. implement nearly identical versions of the x86instruction set (with some extensions that have been added with newerversions), but have different internal designs. For example, the sameregister architecture of the ISA may be implemented in different ways indifferent microarchitectures using well-known techniques, includingdedicated physical registers, one or more dynamically allocated physicalregisters using a register renaming mechanism (e.g., the use of aRegister Alias Table (RAT), a Reorder Buffer (ROB), and a retirementregister file; the use of multiple maps and a pool of registers), etc.Unless otherwise specified, the phrases register architecture, registerfile, and register are used herein to refer to that which is visible tothe software/programmer and the manner in which instructions specifyregisters. Where a specificity is desired, the adjective logical,architectural, or software visible will be used to indicateregisters/files in the register architecture, while different adjectiveswill be used to designation registers in a given microarchitecture(e.g., physical register, reorder buffer, retirement register, registerpool).

An instruction set includes one or more instruction formats. A giveninstruction format defines various fields (number of bits, location ofbits) to specify, among other things, the operation to be performed(opcode) and the operand(s) on which that operation is to be performed.Some instruction formats are further broken down though the definitionof instruction templates (or subformats). For example, the instructiontemplates of a given instruction format may be defined to have differentsubsets of the instruction format's fields (the included fields aretypically in the same order, but at least some have different bitpositions because there are less fields included) and/or defined to havea given field interpreted differently. Thus, each instruction of an ISAis expressed using a given instruction format (and, if defined, in agiven one of the instruction templates of that instruction format) andincludes fields for specifying the operation and the operands. Forexample, an exemplary ADD instruction has a specific opcode and aninstruction format that includes an opcode field to specify that opcodeand operand fields to select operands (source1/destination and source2);and an occurrence of this ADD instruction in an instruction stream willhave specific contents in the operand fields that select specificoperands.

Scientific, financial, auto-vectorized general purpose, RMS(recognition, mining, and synthesis), and visual and multimediaapplications (e.g., 2D/3D graphics, image processing, videocompression/decompression, voice recognition algorithms and audiomanipulation) often require the same operation to be performed on alarge number of data items (referred to as “data parallelism”). SingleInstruction Multiple Data (SIMD) refers to a type of instruction thatcauses a processor to perform an operation on multiple data items. SIMDtechnology is especially suited to processors that can logically dividethe bits in a register into a number of fixed-sized data elements, eachof which represents a separate value. For example, the bits in a 256-bitregister may be specified as a source operand to be operated on as fourseparate 64-bit packed data elements (quad-word (Q) size data elements),eight separate 32-bit packed data elements (double word (D) size dataelements), sixteen separate 16-bit packed data elements (word (W) sizedata elements), or thirty-two separate 8-bit data elements (byte (B)size data elements). This type of data is referred to as packed datatype or vector data type, and operands of this data type are referred toas packed data operands or vector operands. In other words, a packeddata item or vector refers to a sequence of packed data elements, and apacked data operand or a vector operand is a source or destinationoperand of a SIMD instruction (also known as a packed data instructionor a vector instruction).

By way of example, one type of SIMD instruction specifies a singlevector operation to be performed on two source vector operands in avertical fashion to generate a destination vector operand (also referredto as a result vector operand) of the same size, with the same number ofdata elements, and in the same data element order. The data elements inthe source vector operands are referred to as source data elements,while the data elements in the destination vector operand are referredto a destination or result data elements. These source vector operandsare of the same size and contain data elements of the same width, andthus they contain the same number of data elements. The source dataelements in the same bit positions in the two source vector operandsform pairs of data elements (also referred to as corresponding dataelements; that is, the data element in data element position 0 of eachsource operand correspond, the data element in data element position 1of each source operand correspond, and so on). The operation specifiedby that SIMD instruction is performed separately on each of these pairsof source data elements to generate a matching number of result dataelements, and thus each pair of source data elements has a correspondingresult data element. Since the operation is vertical and since theresult vector operand is the same size, has the same number of dataelements, and the result data elements are stored in the same dataelement order as the source vector operands, the result data elementsare in the same bit positions of the result vector operand as theircorresponding pair of source data elements in the source vectoroperands. In addition to this exemplary type of SIMD instruction, thereare a variety of other types of SIMD instructions (e.g., that has onlyone or has more than two source vector operands, that operate in ahorizontal fashion, that generates a result vector operand that is of adifferent size, that has a different size data elements, and/or that hasa different data element order). It should be understood that the termdestination vector operand (or destination operand) is defined as thedirect result of performing the operation specified by an instruction,including the storage of that destination operand at a location (be it aregister or at a memory address specified by that instruction) so thatit may be accessed as a source operand by another instruction (byspecification of that same location by the another instruction).

The SIMD technology, such as that employed by the Intel® Core™processors having an instruction set including x86, MMX™, Streaming SIMDExtensions (SSE), SSE2, SSE3, SSE4.1, and SSE4.2 instructions, hasenabled a significant improvement in application performance. Anadditional set of SIMD extensions, referred to the Advanced VectorExtensions (AVX) (AVX1 and AVX2) and using the Vector Extensions (VEX)coding scheme, has been, has been released and/or published (e.g., seeIntel® 64 and IA-32 Architectures Software Developers Manual, October2011; and see Intel® Advanced Vector Extensions Programming Reference,June 2011).

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and notlimitation in the figures of the accompanying drawings, in which likereferences indicate similar elements and in which:

FIG. 1 illustrates an exemplary illustration of an exemplary operationof a PHPSUMD instruction.

FIG. 2 illustrates an embodiment of the use of a PHPSUMD instruction ina processor.

FIG. 3 illustrates an embodiment of a method for processing a PHPSUMDinstruction.

FIG. 4 illustrates exemplary pseudo-code for processing a horizontalpartial sum of four data element data lane horizontal partial sum.

FIG. 5 illustrates a correlation between the number of one active bitvector writemask elements and the vector size and the data element sizeaccording to one embodiment of the invention.

FIG. 6A illustrates an exemplary AVX instruction format.

FIG. 6B illustrates which fields from FIG. 6A make up a full opcodefield and a base operation field.

FIG. 6C illustrates which fields from FIG. 6A make up a register indexfield.

FIGS. 7A-7B are block diagrams illustrating a generic vector friendlyinstruction format and instruction templates thereof according toembodiments of the invention.

FIGS. 8A-D are block diagrams illustrating an exemplary specific vectorfriendly instruction format according to embodiments of the invention.

FIG. 9 is a block diagram of a register architecture according to oneembodiment of the invention.

FIG. 10A is a block diagram illustrating both an exemplary in-orderpipeline and an exemplary register renaming, out-of-orderissue/execution pipeline according to embodiments of the invention.

FIG. 10B is a block diagram illustrating both an exemplary embodiment ofan in-order architecture core and an exemplary register renaming,out-of-order issue/execution architecture core to be included in aprocessor according to embodiments of the invention.

FIGS. 11A-B illustrate a block diagram of a more specific exemplaryin-order core architecture, which core would be one of several logicblocks (including other cores of the same type and/or different types)in a chip.

FIG. 12 is a block diagram of a processor that may have more than onecore, may have an integrated memory controller, and may have integratedgraphics according to embodiments of the invention.

FIG. 13 is a block diagram of an exemplary system in accordance with anembodiment of the present invention.

FIG. 14 is a block diagram of a first more specific exemplary system inaccordance with an embodiment of the present invention.

FIG. 15 is a block diagram of a second more specific exemplary system inaccordance with an embodiment of the present invention.

FIG. 16 is a block diagram of a SoC in accordance with an embodiment ofthe present invention.

FIG. 17 is a block diagram contrasting the use of a software instructionconverter to convert binary instructions in a source instruction set tobinary instructions in a target instruction set according to embodimentsof the invention.

DETAILED DESCRIPTION

In the following description, numerous specific details are set forth.However, it is understood that embodiments of the invention may bepracticed without these specific details. In other instances, well-knowncircuits, structures and techniques have not been shown in detail inorder not to obscure the understanding of this description.

References in the specification to “one embodiment,” “an embodiment,”“an example embodiment,” etc., indicate that the embodiment describedmay include a particular feature, structure, or characteristic, butevery embodiment may not necessarily include the particular feature,structure, or characteristic. Moreover, such phrases are not necessarilyreferring to the same embodiment. Further, when a particular feature,structure, or characteristic is described in connection with anembodiment, it is submitted that it is within the knowledge of oneskilled in the art to affect such feature, structure, or characteristicin connection with other embodiments whether or not explicitlydescribed.

Overview

In the description below, there are some items that may need explanationprior to describing the operations of this particular instruction in theinstruction set architecture. One such item is called a “writemaskregister” which is generally used to predicate an operand toconditionally control per-element computational operation (below, theterm mask register may also be used and it refers to a writemaskregister such as the “k” registers discussed below). As used below, awritemask register stores a plurality of bits (16, 32, 64, etc.) whereineach active bit of the writemask register governs the operation/updateof a packed data element of a vector register during SIMD processing.Typically, there is more than one writemask register available for useby a processor core.

The instruction set architecture includes at least some SIMDinstructions that specify vector operations and that have fields toselect source registers and/or destination registers from these vectorregisters (an exemplary SIMD instruction may specify a vector operationto be performed on the contents of one or more of the vector registers,and the result of that vector operation to be stored in one of thevector registers). Different embodiments of the invention may havedifferent sized vector registers and support more/less/different sizeddata elements.

The size of the multi-bit data elements specified by a SIMD instruction(e.g., byte, word, double word, quad word) determines the bit locationsof the “data element positions” within a vector register, and the sizeof the vector operand determines the number of data elements. A packeddata element refers to the data stored in a particular position. Inother words, depending on the size of the data elements in thedestination operand and the size of the destination operand (the totalnumber of bits in the destination operand) (or put another way,depending on the size of the destination operand and the number of dataelements within the destination operand), the bit locations of themulti-bit data element positions within the resulting vector operandchange (e.g., if the destination for the resulting vector operand is avector register, then the bit locations of the multi-bit data elementpositions within the destination vector register change). For example,the bit locations of the multi-bit data elements are different between avector operation that operates on 32-bit data elements (data elementposition 0 occupies bit locations 31:0, data element position 1 occupiesbit locations 63:32, and so on) and a vector operation that operates on64-bit data elements (data element position 0 occupies bit locations63:0, data element position 1 occupies bit locations 127:64, and so on).

Additionally, there is a correlation between the number of one activebit vector writemask elements and the vector size and the data elementsize according to one embodiment of the invention as shown in FIG. 5.Vector sizes of 128-bits, 256-bits, and 512-bits are shown, althoughother widths are also possible. Data element sizes of 8-bit bytes (B),16-bit words (W), 32-bit doublewords (D) or single precision floatingpoint, and 64-bit quadwords (Q) or double precision floating point areconsidered, although other widths are also possible. As shown, when thevector size is 128-bits, 16-bits may be used for masking when thevector's data element size is 8-bits, 8-bits may be used for maskingwhen the vector's data element size is 16-bits, 4-bits may be used formasking when the vector's data element size is 32-bits, and 2-bits maybe used for masking when the vector's data element size is 64-bits. Whenthe vector size is 256-bits, 32-bits may be used for masking when thepacked data element width is 8-bits, 16-bits may be used for maskingwhen the vector's data element size is 16-bits, 8-bits may be used formasking when the vector's data element size is 32-bits, and 4-bits maybe used for masking when the vector's data element size is 64-bits. Whenthe vector size is 512-bits, 64-bits may be used for masking when thevector's data element size is 8-bits, 32-bits may be used for maskingwhen the vector's data element size is 16-bits, 16-bits may be used formasking when the vector's data element size is 32-bits, and 8-bits maybe used for masking when the vector's data element size is 64-bits.

Depending upon the combination of the vector size and the data elementsize, either all 64-bits, or only a subset of the 64-bits, may be usedas a write mask. Generally, when a single, per-element masking controlbit is used, the number of bits in the vector writemask register usedfor masking (active bits) is equal to the vector size in bits divided bythe vector's data element size in bits.

Below are embodiments of an instruction generically called a packedhorizontal partial sums (“PHPSUMD”) instruction and embodiments ofsystems, architectures, instruction formats, etc. that may be used toexecute such an instruction that is beneficial in several differentareas including computing integral images which is a fundamentaloperation in video analytic algorithms. The execution of a PHPSUMDinstruction causes the storage of a plurality of horizontal summationsof packed data elements for each data lane of a source vector registerinto a destination vector register. In other words, the execution of aPHPSUMD instruction causes, per data lane, a cascade addition from theleast significant packed data element to the most significant packeddata element, wherein the sum generated for each packed data elementposition is the sum of all of the packed data elements upto andincluding that packed data element, and each calculated sum is stored ina packed data element position of the destination register correspondingto the source position that was the last added to the sum.

FIG. 1 illustrates an exemplary illustration of an exemplary operationof a PHPSUMD instruction. In this example, the source vector register101 has two data lanes each 128-bits in size (although the number ofdata elements and their size may be different such as being 64-bit or256-bit) with data elements that are 32-bit (the data element size mayalso be values other than 32-bit such as 8, 16, or 64-bit). Each datalane in this example has four data element positions. The first lane hasdata element positions 0-3 and the second lane has data elementpositions 4-7. Again, this is merely illustrative and number of dataelement positions may also vary.

The destination vector register 103 has the same number and size of dataelements as the source register 101. As illustrated, there is a cascadeaddition performed per data lane of the source vector register 101. Inthe first data lane, source vector register 101 data element position 0has no data elements in the data lane that precede it (are of lessersignificance). As such, the value stored in that data element (“0”) isstored in a corresponding data element position in the destinationvector register 103 (i.e., data element position 0).

The next data element position of the source vector register 101 (dataelement position 1) contains a value of “1”. This value is added byaddition logic 105 (such as an ALU) to the data from the previous dataelement, which in this case was a value of “0”. Accordingly, a 1 (1+0=1)is stored in a data element position of the destination vector register103 (i.e., data element position 1) that corresponds to this “next dataelement position.”

The next data element position of the source register 101 (data elementposition 2) contains a value of “2”. This value is added by additionlogic (such as ALU circuitry) to the data from the previous dataelements, which in this case was a value of 1 (0+1). This logic may bethe same as the logic that added the previous data elements are may beother logic. Accordingly, a 3 (2+1+0=3) is stored in a data elementposition of the destination register 103 (i.e., data element position2).

The next data element position of the source register 101 (data elementposition 3) contains a value of “3”. This value is added by additionlogic (such as ALU circuitry) to the data from the previous dataelements, which in this case was a value of 3 (0+1+2). This logic may bethe same as the logic that added the previous data elements are may beother logic. Accordingly, a 6 (3+2+1+0=6) is stored in a data elementposition of the destination register 103 (i.e., data element position3).

This pattern is repeated for the other data lane. The cascade additionbegins at data element 4 (which has no data elements in the data lanethat precedes it) and concludes at data element 7. The values of theseadditions are shown in the figure.

Exemplary Format

An exemplary format of this instruction is “PHPSUMD YMM1, YMM2” wherethe operand YMM1 is a destination vector register, YMM2 is a sourcevector register (such as a 128-, 256-, 512-bit register, etc.), andPHPSUMD is the instruction's opcode. The size of the data elements maybe defined in the “prefix” of the instruction such as through the use ofan indication of data granularity bit. In most embodiments, this bitwill indicate that each data element is either 32 or 64 bits, however,other variations may be used. In other embodiments, the size of thepacked data elements is defined by the instruction's opcode. Forexample, an indication of whether the packed data elements are byte,word, doubleword, or quadword sized.

Exemplary Methods of Execution

FIG. 2 illustrates an embodiment of the use of a PHPSUMD instruction ina processor. A PHPSUMD instruction with a destination vector registeroperand, a source vector register operand, and opcode is fetched at 201.

The PHPSUMD instruction is decoded by decoding logic at 203. Dependingon the instruction's format, a variety of data may be interpreted atthis stage such as if there is to be a data transformation, whichregisters to write to and retrieve, what memory address to access, etc.

The source operand values are retrieved/read at 205. For example, thesource register is read.

The PHPSUMD instruction (or operations comprising such an instructionsuch as microoperations) is executed by execution resources such as oneor more functional units at 207 to calculate, for each data elementposition of a data lane of the source register, a sum of all dataelements from data element positions that are less significant than thedata element positions and the data element of that position. In otherwords, the execution of a PHPSUMD instruction causes, per data lane, acascade addition from the least significant packed data element to themost significant packed data element, wherein the sum generated for eachpacked data element position is the sum of all of the packed dataelements upto and including that packed data element.

Each calculated sum is stored in a corresponding packed data elementposition of the destination register at 209. While 207 and 209 have beenillustrated separately, in some embodiments they are performed togetheras a part of the execution of the instruction.

FIG. 3 illustrates an embodiment of a method for processing a PHPSUMDinstruction. More particularly, this illustration details steps forprocessing a data lane. For each additional data lane, the same stepsmay be performed serially, or in parallel, with other data lanes. Inthis embodiment it is assumed that some, if not all, of the operations201-205 have been performed earlier, however, they are not shown inorder to not obscure the details presented below. For example, thefetching and decoding are not shown, nor is the operand retrieval shown.

In some embodiments, all of the bits of the destination vector registerare set to “0” at 301. Such an action could help ensure that “old” datadoes not remain in the destination vector register.

At 303, the least significant data element of a data lane of the sourcevector register is stored into a corresponding position in thedestination register. Looking back at FIG. 1, this would be, forexample, the storage of source vector register 101 data element position0 (or 4) into destination vector register 103 data element position 0(or 4).

A determination of if this is that last source data element of the datalane may be made at 305. Typically this would not be done after theleast significant data element, but in some embodiments it is. If it isthe last source data element of the lane, then the cascade addition forthat lane is complete. At this point, a determination of if there aremore data lanes to process may be made and if there are, they areprocessed in the same manner.

If it is not the last source data element of the lane (or the step wasnot performed), then an addition of the next least significant dataelement position of the source vector register to all data elementpositions that are of lesser significance is performed at 307. Thiscreates a sum of all data elements upto and including this “next leastsignificant data element position.” For example, in FIG. 1 this would bethe addition of data element positions 0 and 1 of the source vectorregister (if that data lane is being evaluated).

At 309, the sum is stored into a data element position in thedestination vector register that corresponds to the “next leastsignificant” data element position of 307.

In some embodiments, the check of 305 is then performed.

Of course variations of the above may be performed. For example, themethod may start at the most significant data element position of a datalane by summing all data elements of the data lane of the sourceregister and storing that value in a corresponding data element positionin the destination register, and then for each least significant dataelement position subtracting the value of the data elements that aremore significant than it from the sum of all data elements and storingaccordingly.

FIG. 4 illustrates exemplary pseudo-code for processing a horizontalpartial sum of four data element data lane horizontal partial sum. Ofcourse, changes to the code would be made to accommodate differentnumbers of elements, etc.

Exemplary Instruction Formats

Embodiments of the instruction(s) described herein may be embodied indifferent formats. For example, the instruction(s) described herein maybe embodied as a VEX, generic vector friendly, or other format. Detailsof VEX and a generic vector friendly format are discussed below.Additionally, exemplary systems, architectures, and pipelines aredetailed below. Embodiments of the instruction(s) may be executed onsuch systems, architectures, and pipelines, but are not limited to thosedetailed.

VEX Instruction Format

VEX encoding allows instructions to have more than two operands, andallows SIMD vector registers to be longer than 128 bits. The use of aVEX prefix provides for three-operand (or more) syntax. For example,previous two-operand instructions performed operations such as A=A+B,which overwrites a source operand. The use of a VEX prefix enablesoperands to perform nondestructive operations such as A=B+C.

FIG. 6A illustrates an exemplary AVX instruction format including a VEXprefix 602, real opcode field 630, Mod RIM byte 640, SIB byte 650,displacement field 662, and IMM8 672. FIG. 6B illustrates which fieldsfrom FIG. 6A make up a full opcode field 674 and a base operation field642. FIG. 6C illustrates which fields from FIG. 6A make up a registerindex field 644.

VEX Prefix (Bytes 0-2) 602 is encoded in a three-byte form. The firstbyte is the Format Field 640 (VEX Byte 0, bits [7:0]), which contains anexplicit C4 byte value (the unique value used for distinguishing the C4instruction format). The second-third bytes (VEX Bytes 1-2) include anumber of bit fields providing specific capability. Specifically, REXfield 605 (VEX Byte 1, bits [7-5]) consists of a VEX.R bit field (VEXByte 1, bit [7]—R), VEX.X bit field (VEX byte 1, bit [6]—X), and VEX.Bbit field (VEX byte 1, bit[5]—B). Other fields of the instructionsencode the lower three bits of the register indexes as is known in theart (rrr, xxx, and bbb), so that Rrrr, Xxxx, and Bbbb may be formed byadding VEX.R, VEX.X, and VEX.B. Opcode map field 615 (VEX byte 1, bits[4:0]—mmmmm) includes content to encode an implied leading opcode byte.W Field 664 (VEX byte 2, bit [7]—W)—is represented by the notationVEX.W, and provides different functions depending on the instruction.The role of VEX.vvvv 620 (VEX Byte 2, bits [6:3]—vvvv) may include thefollowing: 1) VEX.vvvv encodes the first source register operand,specified in inverted (1s complement) form and is valid for instructionswith 2 or more source operands; 2) VEX.vvvv encodes the destinationregister operand, specified in 1s complement form for certain vectorshifts; or 3) VEX.vvvv does not encode any operand, the field isreserved and should contain 1111b. If VEX.L 668 Size field (VEX byte 2,bit [2]—L)=0, it indicates 128 bit vector; if VEX.L=1, it indicates 256bit vector. Prefix encoding field 625 (VEX byte 2, bits [1:0]—pp)provides additional bits for the base operation field.

Real Opcode Field 630 (Byte 3) is also known as the opcode byte. Part ofthe opcode is specified in this field.

MOD R/M Field 640 (Byte 4) includes MOD field 642 (bits [7-6]), Regfield 644 (bits [5-3]), and R/M field 646 (bits [2-0]). The role of Regfield 644 may include the following: encoding either the destinationregister operand or a source register operand (the rrr of Rrrr), or betreated as an opcode extension and not used to encode any instructionoperand. The role of R/M field 646 may include the following: encodingthe instruction operand that references a memory address, or encodingeither the destination register operand or a source register operand.

Scale, Index, Base (SIB)—The content of Scale field 650 (Byte 5)includes SS652 (bits [7-6]), which is used for memory addressgeneration. The contents of SIB.xxx 654 (bits [5-3]) and SIB.bbb 656(bits [2-0]) have been previously referred to with regard to theregister indexes Xxxx and Bbbb.

The Displacement Field 662 and the immediate field (IMM8) 672 containaddress data.

Generic Vector Friendly Instruction Format

A vector friendly instruction format is an instruction format that issuited for vector instructions (e.g., there are certain fields specificto vector operations). While embodiments are described in which bothvector and scalar operations are supported through the vector friendlyinstruction format, alternative embodiments use only vector operationsthe vector friendly instruction format.

FIGS. 7A-7B are block diagrams illustrating a generic vector friendlyinstruction format and instruction templates thereof according toembodiments of the invention. FIG. 7A is a block diagram illustrating ageneric vector friendly instruction format and class A instructiontemplates thereof according to embodiments of the invention; while FIG.7B is a block diagram illustrating the generic vector friendlyinstruction format and class B instruction templates thereof accordingto embodiments of the invention. Specifically, a generic vector friendlyinstruction format 700 for which are defined class A and class Binstruction templates, both of which include no memory access 705instruction templates and memory access 720 instruction templates. Theterm generic in the context of the vector friendly instruction formatrefers to the instruction format not being tied to any specificinstruction set.

While embodiments of the invention will be described in which the vectorfriendly instruction format supports the following: a 64 byte vectoroperand length (or size) with 32 bit (4 byte) or 64 bit (8 byte) dataelement widths (or sizes) (and thus, a 64 byte vector consists of either16 doubleword-size elements or alternatively, 8 quadword-size elements);a 64 byte vector operand length (or size) with 16 bit (2 byte) or 8 bit(1 byte) data element widths (or sizes); a 32 byte vector operand length(or size) with 32 bit (4 byte), 64 bit (8 byte), 16 bit (2 byte), or 8bit (1 byte) data element widths (or sizes); and a 16 byte vectoroperand length (or size) with 32 bit (4 byte), 64 bit (8 byte), 16 bit(2 byte), or 8 bit (1 byte) data element widths (or sizes); alternativeembodiments may support more, less and/or different vector operand sizes(e.g., 256 byte vector operands) with more, less, or different dataelement widths (e.g., 128 bit (16 byte) data element widths).

The class A instruction templates in FIG. 7A include: 1) within the nomemory access 705 instruction templates there is shown a no memoryaccess, full round control type operation 710 instruction template and ano memory access, data transform type operation 715 instructiontemplate; and 2) within the memory access 720 instruction templatesthere is shown a memory access, temporal 725 instruction template and amemory access, non-temporal 730 instruction template. The class Binstruction templates in FIG. 7B include: 1) within the no memory access705 instruction templates there is shown a no memory access, write maskcontrol, partial round control type operation 712 instruction templateand a no memory access, write mask control, vsize type operation 717instruction template; and 2) within the memory access 720 instructiontemplates there is shown a memory access, write mask control 727instruction template.

The generic vector friendly instruction format 700 includes thefollowing fields listed below in the order illustrated in FIGS. 7A-7B.

Format field 740—a specific value (an instruction format identifiervalue) in this field uniquely identifies the vector friendly instructionformat, and thus occurrences of instructions in the vector friendlyinstruction format in instruction streams. As such, this field isoptional in the sense that it is not needed for an instruction set thathas only the generic vector friendly instruction format.

Base operation field 742—its content distinguishes different baseoperations.

Register index field 744—its content, directly or through addressgeneration, specifies the locations of the source and destinationoperands, be they in registers or in memory. These include a sufficientnumber of bits to select N registers from a PxQ (e.g. 32×512, 16×128,32×1024, 64×1024) register file. While in one embodiment N may be up tothree sources and one destination register, alternative embodiments maysupport more or less sources and destination registers (e.g., maysupport up to two sources where one of these sources also acts as thedestination, may support up to three sources where one of these sourcesalso acts as the destination, may support up to two sources and onedestination).

Modifier field 746—its content distinguishes occurrences of instructionsin the generic vector instruction format that specify memory access fromthose that do not; that is, between no memory access 705 instructiontemplates and memory access 720 instruction templates. Memory accessoperations read and/or write to the memory hierarchy (in some casesspecifying the source and/or destination addresses using values inregisters), while non-memory access operations do not (e.g., the sourceand destinations are registers). While in one embodiment this field alsoselects between three different ways to perform memory addresscalculations, alternative embodiments may support more, less, ordifferent ways to perform memory address calculations.

Augmentation operation field 750—its content distinguishes which one ofa variety of different operations to be performed in addition to thebase operation. This field is context specific. In one embodiment of theinvention, this field is divided into a class field 768, an alpha field752, and a beta field 754. The augmentation operation field 750 allowscommon groups of operations to be performed in a single instructionrather than 2, 3, or 4 instructions.

Scale field 760—its content allows for the scaling of the index field'scontent for memory address generation (e.g., for address generation thatuses 2^(scale)*index+base).

Displacement Field 762A—its content is used as part of memory addressgeneration (e.g., for address generation that uses2^(scale)*index+base+displacement).

Displacement Factor Field 762B (note that the juxtaposition ofdisplacement field 762A directly over displacement factor field 762Bindicates one or the other is used)—its content is used as part ofaddress generation; it specifies a displacement factor that is to bescaled by the size of a memory access (N)—where N is the number of bytesin the memory access (e.g., for address generation that uses2^(scale)*index+base+scaled displacement). Redundant low-order bits areignored and hence, the displacement factor field's content is multipliedby the memory operands total size (N) in order to generate the finaldisplacement to be used in calculating an effective address. The valueof N is determined by the processor hardware at runtime based on thefull opcode field 774 (described later herein) and the data manipulationfield 754C. The displacement field 762A and the displacement factorfield 762B are optional in the sense that they are not used for the nomemory access 705 instruction templates and/or different embodiments mayimplement only one or none of the two.

Data element width field 764—its content distinguishes which one of anumber of data element widths is to be used (in some embodiments for allinstructions; in other embodiments for only some of the instructions).This field is optional in the sense that it is not needed if only onedata element width is supported and/or data element widths are supportedusing some aspect of the opcodes.

Write mask field 770—its content controls, on a per data elementposition basis, whether that data element position in the destinationvector operand reflects the result of the base operation andaugmentation operation. Class A instruction templates supportmerging-writemasking, while class B instruction templates support bothmerging- and zeroing-writemasking. When merging, vector masks allow anyset of elements in the destination to be protected from updates duringthe execution of any operation (specified by the base operation and theaugmentation operation); in other one embodiment, preserving the oldvalue of each element of the destination where the corresponding maskbit has a 0. In contrast, when zeroing vector masks allow any set ofelements in the destination to be zeroed during the execution of anyoperation (specified by the base operation and the augmentationoperation); in one embodiment, an element of the destination is set to 0when the corresponding mask bit has a 0 value. A subset of thisfunctionality is the ability to control the vector length of theoperation being performed (that is, the span of elements being modified,from the first to the last one); however, it is not necessary that theelements that are modified be consecutive. Thus, the write mask field770 allows for partial vector operations, including loads, stores,arithmetic, logical, etc. While embodiments of the invention aredescribed in which the write mask field's 770 content selects one of anumber of write mask registers that contains the write mask to be used(and thus the write mask field's 770 content indirectly identifies thatmasking to be performed), alternative embodiments instead or additionalallow the mask write field's 770 content to directly specify the maskingto be performed.

Immediate field 772—its content allows for the specification of animmediate. This field is optional in the sense that is it not present inan implementation of the generic vector friendly format that does notsupport immediate and it is not present in instructions that do not usean immediate.

Class field 768—its content distinguishes between different classes ofinstructions. With reference to FIGS. 7A-B, the contents of this fieldselect between class A and class B instructions. In FIGS. 7A-B, roundedcorner squares are used to indicate a specific value is present in afield (e.g., class A 768A and class B 768B for the class field 768respectively in FIGS. 7A-B).

Instruction Templates of Class A

In the case of the non-memory access 705 instruction templates of classA, the alpha field 752 is interpreted as an RS field 752A, whose contentdistinguishes which one of the different augmentation operation typesare to be performed (e.g., round 752A.1 and data transform 752A.2 arerespectively specified for the no memory access, round type operation710 and the no memory access, data transform type operation 715instruction templates), while the beta field 754 distinguishes which ofthe operations of the specified type is to be performed. In the nomemory access 705 instruction templates, the scale field 760, thedisplacement field 762A, and the displacement scale filed 762B are notpresent.

No-Memory Access Instruction Templates—Full Round Control Type Operation

In the no memory access full round control type operation 710instruction template, the beta field 754 is interpreted as a roundcontrol field 754A, whose content(s) provide static rounding. While inthe described embodiments of the invention the round control field 754Aincludes a suppress all floating point exceptions (SAE) field 756 and around operation control field 758, alternative embodiments may supportmay encode both these concepts into the same field or only have one orthe other of these concepts/fields (e.g., may have only the roundoperation control field 758).

SAE field 756—its content distinguishes whether or not to disable theexception event reporting; when the SAE field's 756 content indicatessuppression is enabled, a given instruction does not report any kind offloating-point exception flag and does not raise any floating pointexception handler.

Round operation control field 758—its content distinguishes which one ofa group of rounding operations to perform (e.g., Round-up, Round-down,Round-towards-zero and Round-to-nearest). Thus, the round operationcontrol field 758 allows for the changing of the rounding mode on a perinstruction basis. In one embodiment of the invention where a processorincludes a control register for specifying rounding modes, the roundoperation control field's 750 content overrides that register value.

No Memory Access Instruction Templates—Data Transform Type Operation

In the no memory access data transform type operation 715 instructiontemplate, the beta field 754 is interpreted as a data transform field754B, whose content distinguishes which one of a number of datatransforms is to be performed (e.g., no data transform, swizzle,broadcast).

In the case of a memory access 720 instruction template of class A, thealpha field 752 is interpreted as an eviction hint field 752B, whosecontent distinguishes which one of the eviction hints is to be used (inFIG. 7A, temporal 752B.1 and non-temporal 752B.2 are respectivelyspecified for the memory access, temporal 725 instruction template andthe memory access, non-temporal 730 instruction template), while thebeta field 754 is interpreted as a data manipulation field 754C, whosecontent distinguishes which one of a number of data manipulationoperations (also known as primitives) is to be performed (e.g., nomanipulation; broadcast; up conversion of a source; and down conversionof a destination). The memory access 720 instruction templates includethe scale field 760, and optionally the displacement field 762A or thedisplacement scale field 762B.

Vector memory instructions perform vector loads from and vector storesto memory, with conversion support. As with regular vector instructions,vector memory instructions transfer data from/to memory in a dataelement-wise fashion, with the elements that are actually transferred isdictated by the contents of the vector mask that is selected as thewrite mask.

Memory Access Instruction Templates—Temporal

Temporal data is data likely to be reused soon enough to benefit fromcaching. This is, however, a hint, and different processors mayimplement it in different ways, including ignoring the hint entirely.

Memory Access Instruction Templates—Non-Temporal

Non-temporal data is data unlikely to be reused soon enough to benefitfrom caching in the 1st-level cache and should be given priority foreviction. This is, however, a hint, and different processors mayimplement it in different ways, including ignoring the hint entirely.

Instruction Templates of Class B

In the case of the instruction templates of class B, the alpha field 752is interpreted as a write mask control (Z) field 752C, whose contentdistinguishes whether the write masking controlled by the write maskfield 770 should be a merging or a zeroing.

In the case of the non-memory access 705 instruction templates of classB, part of the beta field 754 is interpreted as an RL field 757A, whosecontent distinguishes which one of the different augmentation operationtypes are to be performed (e.g., round 757A.1 and vector length (VSIZE)757A.2 are respectively specified for the no memory access, write maskcontrol, partial round control type operation 712 instruction templateand the no memory access, write mask control, VSIZE type operation 717instruction template), while the rest of the beta field 754distinguishes which of the operations of the specified type is to beperformed. In the no memory access 705 instruction templates, the scalefield 760, the displacement field 762A, and the displacement scale filed762B are not present.

In the no memory access, write mask control, partial round control typeoperation 710 instruction template, the rest of the beta field 754 isinterpreted as a round operation field 759A and exception eventreporting is disabled (a given instruction does not report any kind offloating-point exception flag and does not raise any floating pointexception handler).

Round operation control field 759A—just as round operation control field758, its content distinguishes which one of a group of roundingoperations to perform (e.g., Round-up, Round-down, Round-towards-zeroand Round-to-nearest). Thus, the round operation control field 759Aallows for the changing of the rounding mode on a per instruction basis.In one embodiment of the invention where a processor includes a controlregister for specifying rounding modes, the round operation controlfield's 750 content overrides that register value.

In the no memory access, write mask control, VSIZE type operation 717instruction template, the rest of the beta field 754 is interpreted as avector length field 759B, whose content distinguishes which one of anumber of data vector lengths is to be performed on (e.g., 128, 256, or512 byte).

In the case of a memory access 720 instruction template of class B, partof the beta field 754 is interpreted as a broadcast field 757B, whosecontent distinguishes whether or not the broadcast type datamanipulation operation is to be performed, while the rest of the betafield 754 is interpreted the vector length field 759B. The memory access720 instruction templates include the scale field 760, and optionallythe displacement field 762A or the displacement scale field 762B.

With regard to the generic vector friendly instruction format 700, afull opcode field 774 is shown including the format field 740, the baseoperation field 742, and the data element width field 764. While oneembodiment is shown where the full opcode field 774 includes all ofthese fields, the full opcode field 774 includes less than all of thesefields in embodiments that do not support all of them. The full opcodefield 774 provides the operation code (opcode).

The augmentation operation field 750, the data element width field 764,and the write mask field 770 allow these features to be specified on aper instruction basis in the generic vector friendly instruction format.

The combination of write mask field and data element width field createtyped instructions in that they allow the mask to be applied based ondifferent data element widths.

The various instruction templates found within class A and class B arebeneficial in different situations. In some embodiments of theinvention, different processors or different cores within a processormay support only class A, only class B, or both classes. For instance, ahigh performance general purpose out-of-order core intended forgeneral-purpose computing may support only class B, a core intendedprimarily for graphics and/or scientific (throughput) computing maysupport only class A, and a core intended for both may support both (ofcourse, a core that has some mix of templates and instructions from bothclasses but not all templates and instructions from both classes iswithin the purview of the invention). Also, a single processor mayinclude multiple cores, all of which support the same class or in whichdifferent cores support different class. For instance, in a processorwith separate graphics and general purpose cores, one of the graphicscores intended primarily for graphics and/or scientific computing maysupport only class A, while one or more of the general purpose cores maybe high performance general purpose cores with out of order executionand register renaming intended for general-purpose computing thatsupport only class B. Another processor that does not have a separategraphics core, may include one more general purpose in-order orout-of-order cores that support both class A and class B. Of course,features from one class may also be implement in the other class indifferent embodiments of the invention. Programs written in a high levellanguage would be put (e.g., just in time compiled or staticallycompiled) into an variety of different executable forms, including: 1) aform having only instructions of the class(es) supported by the targetprocessor for execution; or 2) a form having alternative routineswritten using different combinations of the instructions of all classesand having control flow code that selects the routines to execute basedon the instructions supported by the processor which is currentlyexecuting the code.

Exemplary Specific Vector Friendly Instruction Format

FIG. 8 is a block diagram illustrating an exemplary specific vectorfriendly instruction format according to embodiments of the invention.FIG. 8 shows a specific vector friendly instruction format 800 that isspecific in the sense that it specifies the location, size,interpretation, and order of the fields, as well as values for some ofthose fields. The specific vector friendly instruction format 800 may beused to extend the x86 instruction set, and thus some of the fields aresimilar or the same as those used in the existing x86 instruction setand extension thereof (e.g., AVX). This format remains consistent withthe prefix encoding field, real opcode byte field, MOD RIM field, SIBfield, displacement field, and immediate fields of the existing x86instruction set with extensions. The fields from FIG. 7 into which thefields from FIG. 8 map are illustrated.

It should be understood that, although embodiments of the invention aredescribed with reference to the specific vector friendly instructionformat 800 in the context of the generic vector friendly instructionformat 700 for illustrative purposes, the invention is not limited tothe specific vector friendly instruction format 800 except whereclaimed. For example, the generic vector friendly instruction format 700contemplates a variety of possible sizes for the various fields, whilethe specific vector friendly instruction format 800 is shown as havingfields of specific sizes. By way of specific example, while the dataelement width field 764 is illustrated as a one bit field in thespecific vector friendly instruction format 800, the invention is not solimited (that is, the generic vector friendly instruction format 700contemplates other sizes of the data element width field 764).

The generic vector friendly instruction format 700 includes thefollowing fields listed below in the order illustrated in FIG. 8A.

EVEX Prefix (Bytes 0-3) 802—is encoded in a four-byte form.

Format Field 740 (EVEX Byte 0, bits [7:0])—the first byte (EVEX Byte 0)is the format field 740 and it contains 0x62 (the unique value used fordistinguishing the vector friendly instruction format in one embodimentof the invention).

The second-fourth bytes (EVEX Bytes 1-3) include a number of bit fieldsproviding specific capability.

REX field 805 (EVEX Byte 1, bits [7-5])—consists of a EVEX.R bit field(EVEX Byte 1, bit [7]—R), EVEX.X bit field (EVEX byte 1, bit [6]—X), and757BEX byte 1, bit[5]—B). The EVEX.R, EVEX.X, and EVEX.B bit fieldsprovide the same functionality as the corresponding VEX bit fields, andare encoded using 1s complement form, i.e. ZMM0 is encoded as 1111B,ZMM15 is encoded as 0000B. Other fields of the instructions encode thelower three bits of the register indexes as is known in the art (rrr,xxx, and bbb), so that Rrrr, Xxxx, and Bbbb may be formed by addingEVEX.R, EVEX.X, and EVEX.B.

REX′ field 710—this is the first part of the REX′ field 710 and is theEVEX.R′ bit field (EVEX Byte 1, bit [4]—R′) that is used to encodeeither the upper 16 or lower 16 of the extended 32 register set. In oneembodiment of the invention, this bit, along with others as indicatedbelow, is stored in bit inverted format to distinguish (in thewell-known x86 32-bit mode) from the BOUND instruction, whose realopcode byte is 62, but does not accept in the MOD R/M field (describedbelow) the value of 11 in the MOD field; alternative embodiments of theinvention do not store this and the other indicated bits below in theinverted format. A value of 1 is used to encode the lower 16 registers.In other words, R′Rrrr is formed by combining EVEX.R′, EVEX.R, and theother RRR from other fields.

Opcode map field 815 (EVEX byte 1, bits [3:0]—mmmm)—its content encodesan implied leading opcode byte (0F, 0F 38, or 0F 3).

Data element width field 764 (EVEX byte 2, bit [7]—W)—is represented bythe notation EVEX.W. EVEX.W is used to define the granularity (size) ofthe datatype (either 32-bit data elements or 64-bit data elements).

EVEX.vvvv 820 (EVEX Byte 2, bits [6:3]—vvvv)—the role of EVEX.vvvv mayinclude the following: 1) EVEX.vvvv encodes the first source registeroperand, specified in inverted (1s complement) form and is valid forinstructions with 2 or more source operands; 2) EVEX.vvvv encodes thedestination register operand, specified in 1s complement form forcertain vector shifts; or 3) EVEX.vvvv does not encode any operand, thefield is reserved and should contain 1111b. Thus, EVEX.vvvv field 820encodes the 4 low-order bits of the first source register specifierstored in inverted (1s complement) form. Depending on the instruction,an extra different EVEX bit field is used to extend the specifier sizeto 32 registers.

EVEX.0 768 Class field (EVEX byte 2, bit [2]—U)—If EVEX.0=0, itindicates class A or EVEX.U0; if EVEX.0=1, it indicates class B orEVEX.U1.

Prefix encoding field 825 (EVEX byte 2, bits [1:0]—pp)—providesadditional bits for the base operation field. In addition to providingsupport for the legacy SSE instructions in the EVEX prefix format, thisalso has the benefit of compacting the SIMD prefix (rather thanrequiring a byte to express the SIMD prefix, the EVEX prefix requiresonly 2 bits). In one embodiment, to support legacy SSE instructions thatuse a SIMD prefix (66H, F2H, F3H) in both the legacy format and in theEVEX prefix format, these legacy SIMD prefixes are encoded into the SIMDprefix encoding field; and at runtime are expanded into the legacy SIMDprefix prior to being provided to the decoder's PLA (so the PLA canexecute both the legacy and EVEX format of these legacy instructionswithout modification). Although newer instructions could use the EVEXprefix encoding field's content directly as an opcode extension, certainembodiments expand in a similar fashion for consistency but allow fordifferent meanings to be specified by these legacy SIMD prefixes. Analternative embodiment may redesign the PLA to support the 2 bit SIMDprefix encodings, and thus not require the expansion.

Alpha field 752 (EVEX byte 3, bit [7]—EH; also known as EVEX.EH,EVEX.rs, EVEX.RL, EVEX.write mask control, and EVEX.N; also illustratedwith α)—as previously described, this field is context specific.

Beta field 754 (EVEX byte 3, bits [6:4]—SSS, also known as EVEX.s₂₋₀,EVEX.r₂₋₀, EVEX.rr1, EVEX.LL0, EVEX.LLB; also illustrated with βββ)—aspreviously described, this field is context specific.

REX′ field 710—this is the remainder of the REX′ field and is theEVEX.V′ bit field (EVEX Byte 3, bit [3]—V′) that may be used to encodeeither the upper 16 or lower 16 of the extended 32 register set. Thisbit is stored in bit inverted format. A value of 1 is used to encode thelower 16 registers. In other words, V′VVVV is formed by combiningEVEX.V′, EVEX.vvvv.

Write mask field 770 (EVEX byte 3, bits [2:0]—kkk)—its content specifiesthe index of a register in the write mask registers as previouslydescribed. In one embodiment of the invention, the specific valueEVEX.kkk=000 has a special behavior implying no write mask is used forthe particular instruction (this may be implemented in a variety of waysincluding the use of a write mask hardwired to all ones or hardware thatbypasses the masking hardware).

Real Opcode Field 830 (Byte 4) is also known as the opcode byte. Part ofthe opcode is specified in this field.

MOD R/M Field 840 (Byte 5) includes MOD field 842, Reg field 844, andR/M field 846. As previously described, the MOD field's 842 contentdistinguishes between memory access and non-memory access operations.The role of Reg field 844 can be summarized to two situations: encodingeither the destination register operand or a source register operand, orbe treated as an opcode extension and not used to encode any instructionoperand. The role of RIM field 846 may include the following: encodingthe instruction operand that references a memory address, or encodingeither the destination register operand or a source register operand.

Scale, Index, Base (SIB) Byte (Byte 6)—As previously described, thescale field's 750 content is used for memory address generation. SIB.xxx854 and SIB.bbb 856—the contents of these fields have been previouslyreferred to with regard to the register indexes Xxxx and Bbbb.

Displacement field 762A (Bytes 7-10)—when MOD field 842 contains 10,bytes 7-10 are the displacement field 762A, and it works the same as thelegacy 32-bit displacement (disp32) and works at byte granularity.

Displacement factor field 762B (Byte 7)—when MOD field 842 contains 01,byte 7 is the displacement factor field 762B. The location of this fieldis that same as that of the legacy x86 instruction set 8-bitdisplacement (disp8), which works at byte granularity. Since disp8 issign extended, it can only address between −128 and 127 bytes offsets;in terms of 64 byte cache lines, disp8 uses 8 bits that can be set toonly four really useful values −128, −64, 0, and 64; since a greaterrange is often needed, disp32 is used; however, disp32 requires 4 bytes.In contrast to disp8 and disp32, the displacement factor field 762B is areinterpretation of disp8; when using displacement factor field 762B,the actual displacement is determined by the content of the displacementfactor field multiplied by the size of the memory operand access (N).This type of displacement is referred to as disp8*N. This reduces theaverage instruction length (a single byte of used for the displacementbut with a much greater range). Such compressed displacement is based onthe assumption that the effective displacement is multiple of thegranularity of the memory access, and hence, the redundant low-orderbits of the address offset do not need to be encoded. In other words,the displacement factor field 762B substitutes the legacy x86instruction set 8-bit displacement. Thus, the displacement factor field762B is encoded the same way as an x86 instruction set 8-bitdisplacement (so no changes in the ModRM/SIB encoding rules) with theonly exception that disp8 is overloaded to disp8*N. In other words,there are no changes in the encoding rules or encoding lengths but onlyin the interpretation of the displacement value by hardware (which needsto scale the displacement by the size of the memory operand to obtain abyte-wise address offset).

Immediate field 772 operates as previously described.

Full Opcode Field

FIG. 8B is a block diagram illustrating the fields of the specificvector friendly instruction format 800 that make up the full opcodefield 774 according to one embodiment of the invention. Specifically,the full opcode field 774 includes the format field 740, the baseoperation field 742, and the data element width (W) field 764. The baseoperation field 742 includes the prefix encoding field 825, the opcodemap field 815, and the real opcode field 830.

Register Index Field

FIG. 8C is a block diagram illustrating the fields of the specificvector friendly instruction format 800 that make up the register indexfield 744 according to one embodiment of the invention. Specifically,the register index field 744 includes the REX field 805, the REX′ field810, the MODR/M.reg field 844, the MODR/M.r/m field 846, the VVVV field820, xxx field 854, and the bbb field 856.

Augmentation Operation Field

FIG. 8D is a block diagram illustrating the fields of the specificvector friendly instruction format 800 that make up the augmentationoperation field 750 according to one embodiment of the invention. Whenthe class (U) field 768 contains 0, it signifies EVEX.U0 (class A 768A);when it contains 1, it signifies EVEX.U1 (class B 768B). When U=0 andthe MOD field 842 contains 11 (signifying a no memory access operation),the alpha field 752 (EVEX byte 3, bit [7]—EH) is interpreted as the rsfield 752A. When the rs field 752A contains a 1 (round 752A.1), the betafield 754 (EVEX byte 3, bits [6:4]—SSS) is interpreted as the roundcontrol field 754A. The round control field 754A includes a one bit SAEfield 756 and a two bit round operation field 758. When the rs field752A contains a 0 (data transform 752A.2), the beta field 754 (EVEX byte3, bits [6:4]—SSS) is interpreted as a three bit data transform field754B. When U=0 and the MOD field 842 contains 00, 01, or 10 (signifyinga memory access operation), the alpha field 752 (EVEX byte 3, bit[7]—EH) is interpreted as the eviction hint (EH) field 752B and the betafield 754 (EVEX byte 3, bits [6:4]—SSS) is interpreted as a three bitdata manipulation field 754C.

When U=1, the alpha field 752 (EVEX byte 3, bit [7]—EH) is interpretedas the write mask control (Z) field 752C. When U=1 and the MOD field 842contains 11 (signifying a no memory access operation), part of the betafield 754 (EVEX byte 3, bit [4]—S₀) is interpreted as the RL field 757A;when it contains a 1 (round 757A.1) the rest of the beta field 754 (EVEXbyte 3, bit [6-5]—S₂₋₁) is interpreted as the round operation field759A, while when the RL field 757A contains a 0 (VSIZE 757.A2) the restof the beta field 754 (EVEX byte 3, bit [6-5]—S₂₋₁) is interpreted asthe vector length field 759B (EVEX byte 3, bit [6-5]—L₁₋₀). When U=1 andthe MOD field 842 contains 00, 01, or 10 (signifying a memory accessoperation), the beta field 754 (EVEX byte 3, bits [6:4]—SSS) isinterpreted as the vector length field 759B (EVEX byte 3, bit [6-5]L₁₋₀)and the broadcast field 757B (EVEX byte 3, bit [4]—B).

Exemplary Register Architecture

FIG. 9 is a block diagram of a register architecture 900 according toone embodiment of the invention. In the embodiment illustrated, thereare 32 vector registers 910 that are 512 bits wide; these registers arereferenced as zmm0 through zmm31. The lower order 256 bits of the lower16 zmm registers are overlaid on registers ymm0-16. The lower order 128bits of the lower 16 zmm registers (the lower order 128 bits of the ymmregisters) are overlaid on registers xmm0-15. The specific vectorfriendly instruction format 800 operates on these overlaid register fileas illustrated in the below tables.

Adjustable Vector Length Class Operations Registers Instruction A (FIG.7A; 710, 715, 725, zmm registers Templates that U = 0) 730 (the vectordo not include length is 64 byte) the vector length B (FIG. 7B; 712 zmmregisters field 759B U = 1) (the vector length is 64 byte) Instruction B(FIG. 7B; 717, 727 zmm, ymm, or Templates that U = 1) xmm registers doinclude the (the vector vector length length is 64 byte, field 759B 32byte, or 16 byte) depending on the vector length field 759B

In other words, the vector length field 759B selects between a maximumlength and one or more other shorter lengths, where each such shorterlength is half the length of the preceding length; and instructionstemplates without the vector length field 759B operate on the maximumvector length. Further, in one embodiment, the class B instructiontemplates of the specific vector friendly instruction format 800 operateon packed or scalar single/double-precision floating point data andpacked or scalar integer data. Scalar operations are operationsperformed on the lowest order data element position in an zmm/ymm/xmmregister; the higher order data element positions are either left thesame as they were prior to the instruction or zeroed depending on theembodiment.

Write mask registers 915—in the embodiment illustrated, there are 8write mask registers (k0 through k7), each 64 bits in size. In analternate embodiment, the write mask registers 915 are 16 bits in size.As previously described, in one embodiment of the invention, the vectormask register k0 cannot be used as a write mask; when the encoding thatwould normally indicate k0 is used for a write mask, it selects ahardwired write mask of 0xFFFF, effectively disabling write masking forthat instruction.

General-purpose registers 925—in the embodiment illustrated, there aresixteen 64-bit general-purpose registers that are used along with theexisting x86 addressing modes to address memory operands. Theseregisters are referenced by the names RAX, RBX, RCX, RDX, RBP, RSI, RDI,RSP, and R8 through R15.

Scalar floating point stack register file (x87 stack) 945, on which isaliased the MMX packed integer flat register file 950—in the embodimentillustrated, the x87 stack is an eight-element stack used to performscalar floating-point operations on 32/64/80-bit floating point datausing the x87 instruction set extension; while the MMX registers areused to perform operations on 64-bit packed integer data, as well as tohold operands for some operations performed between the MMX and XMMregisters.

Alternative embodiments of the invention may use wider or narrowerregisters.

Additionally, alternative embodiments of the invention may use more,less, or different register files and registers.

Exemplary Core Architectures, Processors, and Computer Architectures

Processor cores may be implemented in different ways, for differentpurposes, and in different processors. For instance, implementations ofsuch cores may include: 1) a general purpose in-order core intended forgeneral-purpose computing; 2) a high performance general purposeout-of-order core intended for general-purpose computing; 3) a specialpurpose core intended primarily for graphics and/or scientific(throughput) computing. Implementations of different processors mayinclude: 1) a CPU including one or more general purpose in-order coresintended for general-purpose computing and/or one or more generalpurpose out-of-order cores intended for general-purpose computing; and2) a coprocessor including one or more special purpose cores intendedprimarily for graphics and/or scientific (throughput). Such differentprocessors lead to different computer system architectures, which mayinclude: 1) the coprocessor on a separate chip from the CPU; 2) thecoprocessor on a separate die in the same package as a CPU; 3) thecoprocessor on the same die as a CPU (in which case, such a coprocessoris sometimes referred to as special purpose logic, such as integratedgraphics and/or scientific (throughput) logic, or as special purposecores); and 4) a system on a chip that may include on the same die thedescribed CPU (sometimes referred to as the application core(s) orapplication processor(s)), the above described coprocessor, andadditional functionality. Exemplary core architectures are describednext, followed by descriptions of exemplary processors and computerarchitectures.

Exemplary Core Architectures

In-Order and Out-of-Order Core Block Diagram

FIG. 10A is a block diagram illustrating both an exemplary in-orderpipeline and an exemplary register renaming, out-of-orderissue/execution pipeline according to embodiments of the invention. FIG.10B is a block diagram illustrating both an exemplary embodiment of anin-order architecture core and an exemplary register renaming,out-of-order issue/execution architecture core to be included in aprocessor according to embodiments of the invention. The solid linedboxes in FIGS. 10A-B illustrate the in-order pipeline and in-order core,while the optional addition of the dashed lined boxes illustrates theregister renaming, out-of-order issue/execution pipeline and core. Giventhat the in-order aspect is a subset of the out-of-order aspect, theout-of-order aspect will be described.

In FIG. 10A, a processor pipeline 1000 includes a fetch stage 1002, alength decode stage 1004, a decode stage 1006, an allocation stage 1008,a renaming stage 1010, a scheduling (also known as a dispatch or issue)stage 1012, a register read/memory read stage 1014, an execute stage1016, a write back/memory write stage 1018, an exception handling stage1022, and a commit stage 1024.

FIG. 10B shows processor core 1090 including a front end unit 1030coupled to an execution engine unit 1050, and both are coupled to amemory unit 1070. The core 1090 may be a reduced instruction setcomputing (RISC) core, a complex instruction set computing (CISC) core,a very long instruction word (VLIW) core, or a hybrid or alternativecore type. As yet another option, the core 1090 may be a special-purposecore, such as, for example, a network or communication core, compressionengine, coprocessor core, general purpose computing graphics processingunit (GPGPU) core, graphics core, or the like.

The front end unit 1030 includes a branch prediction unit 1032 coupledto an instruction cache unit 1034, which is coupled to an instructiontranslation lookaside buffer (TLB) 1036, which is coupled to aninstruction fetch unit 1038, which is coupled to a decode unit 1040. Thedecode unit 1040 (or decoder) may decode instructions, and generate asan output one or more micro-operations, micro-code entry points,microinstructions, other instructions, or other control signals, whichare decoded from, or which otherwise reflect, or are derived from, theoriginal instructions. The decode unit 1040 may be implemented usingvarious different mechanisms. Examples of suitable mechanisms include,but are not limited to, look-up tables, hardware implementations,programmable logic arrays (PLAs), microcode read only memories (ROMs),etc. In one embodiment, the core 1090 includes a microcode ROM or othermedium that stores microcode for certain macroinstructions (e.g., indecode unit 1040 or otherwise within the front end unit 1030). Thedecode unit 1040 is coupled to a rename/allocator unit 1052 in theexecution engine unit 1050.

The execution engine unit 1050 includes the rename/allocator unit 1052coupled to a retirement unit 1054 and a set of one or more schedulerunit(s) 1056. The scheduler unit(s) 1056 represents any number ofdifferent schedulers, including reservations stations, centralinstruction window, etc. The scheduler unit(s) 1056 is coupled to thephysical register file(s) unit(s) 1058. Each of the physical registerfile(s) units 1058 represents one or more physical register files,different ones of which store one or more different data types, such asscalar integer, scalar floating point, packed integer, packed floatingpoint, vector integer, vector floating point, status (e.g., aninstruction pointer that is the address of the next instruction to beexecuted), etc. In one embodiment, the physical register file(s) unit1058 comprises a vector registers unit, a write mask registers unit, anda scalar registers unit. These register units may provide architecturalvector registers, vector mask registers, and general purpose registers.The physical register file(s) unit(s) 1058 is overlapped by theretirement unit 1054 to illustrate various ways in which registerrenaming and out-of-order execution may be implemented (e.g., using areorder buffer(s) and a retirement register file(s); using a futurefile(s), a history buffer(s), and a retirement register file(s); using aregister maps and a pool of registers; etc.). The retirement unit 1054and the physical register file(s) unit(s) 1058 are coupled to theexecution cluster(s) 1060. The execution cluster(s) 1060 includes a setof one or more execution units 1062 and a set of one or more memoryaccess units 1064. The execution units 1062 may perform variousoperations (e.g., shifts, addition, subtraction, multiplication) and onvarious types of data (e.g., scalar floating point, packed integer,packed floating point, vector integer, vector floating point). Whilesome embodiments may include a number of execution units dedicated tospecific functions or sets of functions, other embodiments may includeonly one execution unit or multiple execution units that all perform allfunctions. The scheduler unit(s) 1056, physical register file(s) unit(s)1058, and execution cluster(s) 1060 are shown as being possibly pluralbecause certain embodiments create separate pipelines for certain typesof data/operations (e.g., a scalar integer pipeline, a scalar floatingpoint/packed integer/packed floating point/vector integer/vectorfloating point pipeline, and/or a memory access pipeline that each havetheir own scheduler unit, physical register file(s) unit, and/orexecution cluster—and in the case of a separate memory access pipeline,certain embodiments are implemented in which only the execution clusterof this pipeline has the memory access unit(s) 1064). It should also beunderstood that where separate pipelines are used, one or more of thesepipelines may be out-of-order issue/execution and the rest in-order.

The set of memory access units 1064 is coupled to the memory unit 1070,which includes a data TLB unit 1072 coupled to a data cache unit 1074coupled to a level 2 (L2) cache unit 1076. In one exemplary embodiment,the memory access units 1064 may include a load unit, a store addressunit, and a store data unit, each of which is coupled to the data TLBunit 1072 in the memory unit 1070. The instruction cache unit 1034 isfurther coupled to a level 2 (L2) cache unit 1076 in the memory unit1070. The L2 cache unit 1076 is coupled to one or more other levels ofcache and eventually to a main memory.

By way of example, the exemplary register renaming, out-of-orderissue/execution core architecture may implement the pipeline 1000 asfollows: 1) the instruction fetch 1038 performs the fetch and lengthdecoding stages 1002 and 1004; 2) the decode unit 1040 performs thedecode stage 1006; 3) the rename/allocator unit 1052 performs theallocation stage 1008 and renaming stage 1010; 4) the scheduler unit(s)1056 performs the schedule stage 1012; 5) the physical register file(s)unit(s) 1058 and the memory unit 1070 perform the register read/memoryread stage 1014; the execution cluster 1060 perform the execute stage1016; 6) the memory unit 1070 and the physical register file(s) unit(s)1058 perform the write back/memory write stage 1018; 7) various unitsmay be involved in the exception handling stage 1022; and 8) theretirement unit 1054 and the physical register file(s) unit(s) 1058perform the commit stage 1024.

The core 1090 may support one or more instructions sets (e.g., the x86instruction set (with some extensions that have been added with newerversions); the MIPS instruction set of MIPS Technologies of Sunnyvale,Calif.; the ARM instruction set (with optional additional extensionssuch as NEON) of ARM Holdings of Sunnyvale, Calif.), including theinstruction(s) described herein. In one embodiment, the core 1090includes logic to support a packed data instruction set extension (e.g.,AVX1, AVX2, and/or some form of the generic vector friendly instructionformat (U=0 and/or U=1) previously described), thereby allowing theoperations used by many multimedia applications to be performed usingpacked data.

It should be understood that the core may support multithreading(executing two or more parallel sets of operations or threads), and maydo so in a variety of ways including time sliced multithreading,simultaneous multithreading (where a single physical core provides alogical core for each of the threads that physical core issimultaneously multithreading), or a combination thereof (e.g., timesliced fetching and decoding and simultaneous multithreading thereaftersuch as in the Intel® Hyperthreading technology).

While register renaming is described in the context of out-of-orderexecution, it should be understood that register renaming may be used inan in-order architecture. While the illustrated embodiment of theprocessor also includes separate instruction and data cache units1034/1074 and a shared L2 cache unit 1076, alternative embodiments mayhave a single internal cache for both instructions and data, such as,for example, a Level 1 (L1) internal cache, or multiple levels ofinternal cache. In some embodiments, the system may include acombination of an internal cache and an external cache that is externalto the core and/or the processor. Alternatively, all of the cache may beexternal to the core and/or the processor.

Specific Exemplary In-Order Core Architecture

FIGS. 11A-B illustrate a block diagram of a more specific exemplaryin-order core architecture, which core would be one of several logicblocks (including other cores of the same type and/or different types)in a chip. The logic blocks communicate through a high-bandwidthinterconnect network (e.g., a ring network) with some fixed functionlogic, memory I/O interfaces, and other necessary I/O logic, dependingon the application.

FIG. 11A is a block diagram of a single processor core, along with itsconnection to the on-die interconnect network 1102 and with its localsubset of the Level 2 (L2) cache 1104, according to embodiments of theinvention. In one embodiment, an instruction decoder 1100 supports thex86 instruction set with a packed data instruction set extension. An L1cache 1106 allows low-latency accesses to cache memory into the scalarand vector units. While in one embodiment (to simplify the design), ascalar unit 1108 and a vector unit 1110 use separate register sets(respectively, scalar registers 1112 and vector registers 1114) and datatransferred between them is written to memory and then read back in froma level 1 (L1) cache 1106, alternative embodiments of the invention mayuse a different approach (e.g., use a single register set or include acommunication path that allow data to be transferred between the tworegister files without being written and read back).

The local subset of the L2 cache 1104 is part of a global L2 cache thatis divided into separate local subsets, one per processor core. Eachprocessor core has a direct access path to its own local subset of theL2 cache 1104. Data read by a processor core is stored in its L2 cachesubset 1104 and can be accessed quickly, in parallel with otherprocessor cores accessing their own local L2 cache subsets. Data writtenby a processor core is stored in its own L2 cache subset 1104 and isflushed from other subsets, if necessary. The ring network ensurescoherency for shared data. The ring network is bi-directional to allowagents such as processor cores, L2 caches and other logic blocks tocommunicate with each other within the chip. Each ring data-path is1012-bits wide per direction.

FIG. 11B is an expanded view of part of the processor core in FIG. 11Aaccording to embodiments of the invention. FIG. 11B includes an L1 datacache 1106A part of the L1 cache 1104, as well as more detail regardingthe vector unit 1110 and the vector registers 1114. Specifically, thevector unit 1110 is a 16-wide vector processing unit (VPU) (see the16-wide ALU 1128), which executes one or more of integer,single-precision float, and double-precision float instructions. The VPUsupports swizzling the register inputs with swizzle unit 1120, numericconversion with numeric convert units 1122A-B, and replication withreplication unit 1124 on the memory input. Write mask registers 1126allow predicating resulting vector writes.

Processor with Integrated Memory Controller and Graphics

FIG. 12 is a block diagram of a processor 1200 that may have more thanone core, may have an integrated memory controller, and may haveintegrated graphics according to embodiments of the invention. The solidlined boxes in FIG. 12 illustrate a processor 1200 with a single core1202A, a system agent 1210, a set of one or more bus controller units1216, while the optional addition of the dashed lined boxes illustratesan alternative processor 1200 with multiple cores 1202A-N, a set of oneor more integrated memory controller unit(s) 1214 in the system agentunit 1210, and special purpose logic 1208.

Thus, different implementations of the processor 1200 may include: 1) aCPU with the special purpose logic 1208 being integrated graphics and/orscientific (throughput) logic (which may include one or more cores), andthe cores 1202A-N being one or more general purpose cores (e.g., generalpurpose in-order cores, general purpose out-of-order cores, acombination of the two); 2) a coprocessor with the cores 1202A-N being alarge number of special purpose cores intended primarily for graphicsand/or scientific (throughput); and 3) a coprocessor with the cores1202A-N being a large number of general purpose in-order cores. Thus,the processor 1200 may be a general-purpose processor, coprocessor orspecial-purpose processor, such as, for example, a network orcommunication processor, compression engine, graphics processor, GPGPU(general purpose graphics processing unit), a high-throughput manyintegrated core (MIC) coprocessor (including 30 or more cores), embeddedprocessor, or the like. The processor may be implemented on one or morechips. The processor 1200 may be a part of and/or may be implemented onone or more substrates using any of a number of process technologies,such as, for example, BiCMOS, CMOS, or NMOS.

The memory hierarchy includes one or more levels of cache within thecores, a set or one or more shared cache units 1206, and external memory(not shown) coupled to the set of integrated memory controller units1214. The set of shared cache units 1206 may include one or moremid-level caches, such as level 2 (L2), level 3 (L3), level 4 (L4), orother levels of cache, a last level cache (LLC), and/or combinationsthereof. While in one embodiment a ring based interconnect unit 1212interconnects the integrated graphics logic 1208, the set of sharedcache units 1206, and the system agent unit 1210/integrated memorycontroller unit(s) 1214, alternative embodiments may use any number ofwell-known techniques for interconnecting such units. In one embodiment,coherency is maintained between one or more cache units 1206 and cores1202-A-N.

In some embodiments, one or more of the cores 1202A-N are capable ofmulti-threading. The system agent 1210 includes those componentscoordinating and operating cores 1202A-N. The system agent unit 1210 mayinclude for example a power control unit (PCU) and a display unit. ThePCU may be or include logic and components needed for regulating thepower state of the cores 1202A-N and the integrated graphics logic 1208.The display unit is for driving one or more externally connecteddisplays.

The cores 1202A-N may be homogenous or heterogeneous in terms ofarchitecture instruction set; that is, two or more of the cores 1202A-Nmay be capable of execution the same instruction set, while others maybe capable of executing only a subset of that instruction set or adifferent instruction set.

Exemplary Computer Architectures

FIGS. 13-16 are block diagrams of exemplary computer architectures.Other system designs and configurations known in the arts for laptops,desktops, handheld PCs, personal digital assistants, engineeringworkstations, servers, network devices, network hubs, switches, embeddedprocessors, digital signal processors (DSPs), graphics devices, videogame devices, set-top boxes, micro controllers, cell phones, portablemedia players, hand held devices, and various other electronic devices,are also suitable. In general, a huge variety of systems or electronicdevices capable of incorporating a processor and/or other executionlogic as disclosed herein are generally suitable.

Referring now to FIG. 13, shown is a block diagram of a system 1300 inaccordance with one embodiment of the present invention. The system 1300may include one or more processors 1310, 1315, which are coupled to acontroller hub 1320. In one embodiment the controller hub 1320 includesa graphics memory controller hub (GMCH) 1390 and an Input/Output Hub(IOH) 1350 (which may be on separate chips); the GMCH 1390 includesmemory and graphics controllers to which are coupled memory 1340 and acoprocessor 1345; the IOH 1350 is couples input/output (I/O) devices1360 to the GMCH 1390. Alternatively, one or both of the memory andgraphics controllers are integrated within the processor (as describedherein), the memory 1340 and the coprocessor 1345 are coupled directlyto the processor 1310, and the controller hub 1320 in a single chip withthe IOH 1350.

The optional nature of additional processors 1315 is denoted in FIG. 13with broken lines. Each processor 1310, 1315 may include one or more ofthe processing cores described herein and may be some version of theprocessor 1200.

The memory 1340 may be, for example, dynamic random access memory(DRAM), phase change memory (PCM), or a combination of the two. For atleast one embodiment, the controller hub 1320 communicates with theprocessor(s) 1310, 1315 via a multi-drop bus, such as a frontside bus(FSB), point-to-point interface such as QuickPath Interconnect (QPI), orsimilar connection 1395.

In one embodiment, the coprocessor 1345 is a special-purpose processor,such as, for example, a high-throughput MIC processor, a network orcommunication processor, compression engine, graphics processor, GPGPU,embedded processor, or the like. In one embodiment, controller hub 1320may include an integrated graphics accelerator.

There can be a variety of differences between the physical resources1310, 1315 in terms of a spectrum of metrics of merit includingarchitectural, microarchitectural, thermal, power consumptioncharacteristics, and the like.

In one embodiment, the processor 1310 executes instructions that controldata processing operations of a general type. Embedded within theinstructions may be coprocessor instructions. The processor 1310recognizes these coprocessor instructions as being of a type that shouldbe executed by the attached coprocessor 1345. Accordingly, the processor1310 issues these coprocessor instructions (or control signalsrepresenting coprocessor instructions) on a coprocessor bus or otherinterconnect, to coprocessor 1345. Coprocessor(s) 1345 accept andexecute the received coprocessor instructions.

Referring now to FIG. 14, shown is a block diagram of a first morespecific exemplary system 1400 in accordance with an embodiment of thepresent invention. As shown in FIG. 14, multiprocessor system 1400 is apoint-to-point interconnect system, and includes a first processor 1470and a second processor 1480 coupled via a point-to-point interconnect1450. Each of processors 1470 and 1480 may be some version of theprocessor 1200. In one embodiment of the invention, processors 1470 and1480 are respectively processors 1310 and 1315, while coprocessor 1438is coprocessor 1345. In another embodiment, processors 1470 and 1480 arerespectively processor 1310 coprocessor 1345.

Processors 1470 and 1480 are shown including integrated memorycontroller (IMC) units 1472 and 1482, respectively. Processor 1470 alsoincludes as part of its bus controller units point-to-point (P-P)interfaces 1476 and 1478; similarly, second processor 1480 includes P-Pinterfaces 1486 and 1488. Processors 1470, 1480 may exchange informationvia a point-to-point (P-P) interface 1450 using P-P interface circuits1478, 1488. As shown in FIG. 14, IMCs 1472 and 1482 couple theprocessors to respective memories, namely a memory 1432 and a memory1434, which may be portions of main memory locally attached to therespective processors.

Processors 1470, 1480 may each exchange information with a chipset 1490via individual P-P interfaces 1452, 1454 using point to point interfacecircuits 1476, 1494, 1486, 1498. Chipset 1490 may optionally exchangeinformation with the coprocessor 1438 via a high-performance interface1439. In one embodiment, the coprocessor 1438 is a special-purposeprocessor, such as, for example, a high-throughput MIC processor, anetwork or communication processor, compression engine, graphicsprocessor, GPGPU, embedded processor, or the like.

A shared cache (not shown) may be included in either processor oroutside of both processors, yet connected with the processors via P-Pinterconnect, such that either or both processors' local cacheinformation may be stored in the shared cache if a processor is placedinto a low power mode.

Chipset 1490 may be coupled to a first bus 1416 via an interface 1496.In one embodiment, first bus 1416 may be a Peripheral ComponentInterconnect (PCI) bus, or a bus such as a PCI Express bus or anotherthird generation I/O interconnect bus, although the scope of the presentinvention is not so limited.

As shown in FIG. 14, various I/O devices 1414 may be coupled to firstbus 1416, along with a bus bridge 1418 which couples first bus 1416 to asecond bus 1420. In one embodiment, one or more additional processor(s)1415, such as coprocessors, high-throughput MIC processors, GPGPU's,accelerators (such as, e.g., graphics accelerators or digital signalprocessing (DSP) units), field programmable gate arrays, or any otherprocessor, are coupled to first bus 1416. In one embodiment, second bus1420 may be a low pin count (LPC) bus. Various devices may be coupled toa second bus 1420 including, for example, a keyboard and/or mouse 1422,communication devices 1427 and a storage unit 1428 such as a disk driveor other mass storage device which may include instructions/code anddata 1430, in one embodiment. Further, an audio I/O 1424 may be coupledto the second bus 1420. Note that other architectures are possible. Forexample, instead of the point-to-point architecture of FIG. 14, a systemmay implement a multi-drop bus or other such architecture.

Referring now to FIG. 15, shown is a block diagram of a second morespecific exemplary system 1500 in accordance with an embodiment of thepresent invention. Like elements in FIGS. 14 and 15 bear like referencenumerals, and certain aspects of FIG. 14 have been omitted from FIG. 15in order to avoid obscuring other aspects of FIG. 15.

FIG. 15 illustrates that the processors 1470, 1480 may includeintegrated memory and I/O control logic (“CL”) 1472 and 1482,respectively. Thus, the CL 1472, 1482 include integrated memorycontroller units and include I/O control logic. FIG. 15 illustrates thatnot only are the memories 1432, 1434 coupled to the CL 1472, 1482, butalso that I/O devices 1514 are also coupled to the control logic 1472,1482. Legacy I/O devices 1515 are coupled to the chipset 1490.

Referring now to FIG. 16, shown is a block diagram of a SoC 1600 inaccordance with an embodiment of the present invention. Similar elementsin FIG. 12 bear like reference numerals. Also, dashed lined boxes areoptional features on more advanced SoCs. In FIG. 16, an interconnectunit(s) 1602 is coupled to: an application processor 1610 which includesa set of one or more cores 202A-N and shared cache unit(s) 1206; asystem agent unit 1210; a bus controller unit(s) 1216; an integratedmemory controller unit(s) 1214; a set or one or more coprocessors 1620which may include integrated graphics logic, an image processor, anaudio processor, and a video processor; an static random access memory(SRAM) unit 1630; a direct memory access (DMA) unit 1632; and a displayunit 1640 for coupling to one or more external displays. In oneembodiment, the coprocessor(s) 1620 include a special-purpose processor,such as, for example, a network or communication processor, compressionengine, GPGPU, a high-throughput MIC processor, embedded processor, orthe like.

Embodiments of the mechanisms disclosed herein may be implemented inhardware, software, firmware, or a combination of such implementationapproaches. Embodiments of the invention may be implemented as computerprograms or program code executing on programmable systems comprising atleast one processor, a storage system (including volatile andnon-volatile memory and/or storage elements), at least one input device,and at least one output device.

Program code, such as code 1430 illustrated in FIG. 14, may be appliedto input instructions to perform the functions described herein andgenerate output information. The output information may be applied toone or more output devices, in known fashion. For purposes of thisapplication, a processing system includes any system that has aprocessor, such as, for example; a digital signal processor (DSP), amicrocontroller, an application specific integrated circuit (ASIC), or amicroprocessor.

The program code may be implemented in a high level procedural or objectoriented programming language to communicate with a processing system.The program code may also be implemented in assembly or machinelanguage, if desired. In fact, the mechanisms described herein are notlimited in scope to any particular programming language. In any case,the language may be a compiled or interpreted language.

One or more aspects of at least one embodiment may be implemented byrepresentative instructions stored on a machine-readable medium whichrepresents various logic within the processor, which when read by amachine causes the machine to fabricate logic to perform the techniquesdescribed herein. Such representations, known as “IP cores” may bestored on a tangible, machine readable medium and supplied to variouscustomers or manufacturing facilities to load into the fabricationmachines that actually make the logic or processor.

Such machine-readable storage media may include, without limitation,non-transitory, tangible arrangements of articles manufactured or formedby a machine or device, including storage media such as hard disks, anyother type of disk including floppy disks, optical disks, compact diskread-only memories (CD-ROMs), compact disk rewritable's (CD-RWs), andmagneto-optical disks, semiconductor devices such as read-only memories(ROMs), random access memories (RAMs) such as dynamic random accessmemories (DRAMs), static random access memories (SRAMs), erasableprogrammable read-only memories (EPROMs), flash memories, electricallyerasable programmable read-only memories (EEPROMs), phase change memory(PCM), magnetic or optical cards, or any other type of media suitablefor storing electronic instructions.

Accordingly, embodiments of the invention also include non-transitory,tangible machine-readable media containing instructions or containingdesign data, such as Hardware Description Language (HDL), which definesstructures, circuits, apparatuses, processors and/or system featuresdescribed herein. Such embodiments may also be referred to as programproducts.

Emulation (Including Binary Translation, Code Morphing, Etc.)

In some cases, an instruction converter may be used to convert aninstruction from a source instruction set to a target instruction set.For example, the instruction converter may translate (e.g., using staticbinary translation, dynamic binary translation including dynamiccompilation), morph, emulate, or otherwise convert an instruction to oneor more other instructions to be processed by the core. The instructionconverter may be implemented in software, hardware, firmware, or acombination thereof. The instruction converter may be on processor, offprocessor, or part on and part off processor.

FIG. 17 is a block diagram contrasting the use of a software instructionconverter to convert binary instructions in a source instruction set tobinary instructions in a target instruction set according to embodimentsof the invention. In the illustrated embodiment, the instructionconverter is a software instruction converter, although alternativelythe instruction converter may be implemented in software, firmware,hardware, or various combinations thereof. FIG. 17 shows a program in ahigh level language 1702 may be compiled using an x86 compiler 1704 togenerate x86 binary code 1706 that may be natively executed by aprocessor with at least one x86 instruction set core 1716. The processorwith at least one x86 instruction set core 1716 represents any processorthat can perform substantially the same functions as an Intel processorwith at least one x86 instruction set core by compatibly executing orotherwise processing (1) a substantial portion of the instruction set ofthe Intel x86 instruction set core or (2) object code versions ofapplications or other software targeted to run on an Intel processorwith at least one x86 instruction set core, in order to achievesubstantially the same result as an Intel processor with at least onex86 instruction set core. The x86 compiler 1704 represents a compilerthat is operable to generate x86 binary code 1706 (e.g., object code)that can, with or without additional linkage processing, be executed onthe processor with at least one x86 instruction set core 1716.Similarly, FIG. 17 shows the program in the high level language 1702 maybe compiled using an alternative instruction set compiler 1708 togenerate alternative instruction set binary code 1710 that may benatively executed by a processor without at least one x86 instructionset core 1714 (e.g., a processor with cores that execute the MIPSinstruction set of MIPS Technologies of Sunnyvale, Calif. and/or thatexecute the ARM instruction set of ARM Holdings of Sunnyvale, Calif.).The instruction converter 1712 is used to convert the x86 binary code1706 into code that may be natively executed by the processor without anx86 instruction set core 1714. This converted code is not likely to bethe same as the alternative instruction set binary code 1710 because aninstruction converter capable of this is difficult to make; however, theconverted code will accomplish the general operation and be made up ofinstructions from the alternative instruction set. Thus, the instructionconverter 1712 represents software, firmware, hardware, or a combinationthereof that, through emulation, simulation or any other process, allowsa processor or other electronic device that does not have an x86instruction set processor or core to execute the x86 binary code 1706.

What is claimed is:
 1. A method comprising: decoding, with a decoder ofa processor, a single instruction comprising a destination vectorregister operand, a source vector register operand, and an opcode into adecoded, single instruction; and executing the decoded, singleinstruction with an execution unit of the processor to: store a firstdata element from a first data element position of the source vectorregister operand into a corresponding element position in thedestination vector register operand, store a second data element from asecond data element position of the source vector register operand intoa corresponding element position in the destination vector registeroperand, data elements from the first data element position up to thesecond data element position comprising a first data lane and dataelements from the second data element position up to and including amost significant data element position of the source vector registeroperand comprising a second data lane, calculate, for each data elementposition of each of the first data lane and second data lane of thesource vector register operand, a sum of all data elements from dataelement positions in each lane that are less significant than the dataelement positions and a data element of that position, wherein the sumgenerated for each data element position is the sum of all data elementsin each lane up to and including that data element of that data elementposition, and store each calculated sum for a data element position ofthe source vector register operand in a corresponding data elementposition of the destination vector register operand.
 2. The method ofclaim 1, wherein each data lane of the source vector has four dataelements.
 3. The method of claim 1, wherein a number of data lanes to beprocessed is dependent upon the size of the destination vector register.4. The method of claim 1, wherein the source and destination vectorregisters are 128-bits 256-bits, or 512-bits in size.
 5. The method ofclaim 1, wherein the data elements of the source and destinationregisters are 8-bits, 16-bits, 32-bits, or 64-bits in size.
 6. Themethod of claim 1, wherein the size of the data elements of the sourceand destination registers is defined by the opcode.
 7. The method ofclaim 1, wherein the executing further comprises: determining, aftereach sum, if the data element position is the last of a data lane; whenthe data element position is the last of the data lane, then theprocessing of the data lane is complete; and when the data elementposition is not the last of the data lane, then a next least significantdata element position has its sum calculated.
 8. A non-transitorymachine-readable medium that stores code that when executed by a machinecauses the machine to perform a method comprising: decoding, with adecoder of a processor, a single instruction comprising a destinationvector register operand, a source vector register operand, and an opcodeinto a decoded, single instruction; and executing the decoded, singleinstruction with an execution unit of the processor to: store a firstdata element from a first data element position of the source vectorregister operand into a corresponding element position in thedestination vector register operand, store a second data element from asecond data element position of the source vector register operand intoa corresponding element position in the destination vector registeroperand, data elements from the first data element position up to thesecond data element position comprising a first data lane and dataelements from the second data element position up to and including amost significant data element position of the source vector registeroperand comprising a second data lane, calculate, for each data elementposition of each of the first data lane and second data lane of thesource vector register operand, a sum of all data elements from dataelement positions in each lane that are less significant than the dataelement positions and a data element of that position, wherein the sumgenerated for each data element position is the sum of all data elementsin each lane up to and including that data element of that data elementposition, and store each calculated sum for a data element position ofthe source vector register operand in a corresponding data elementposition of the destination vector register operand.
 9. Thenon-transitory machine-readable medium of claim 8, wherein each datalane of the source vector has four data elements.
 10. The non-transitorymachine-readable medium of claim 8, wherein a number of data lanes to beprocessed is dependent upon the size of the destination vector register.11. The non-transitory machine-readable medium of claim 8, wherein thesource and destination vector registers are 128-bits 256-bits, or512-bits in size.
 12. The non-transitory machine-readable medium ofclaim 8, wherein the data elements of the source and destinationregisters are 8-bits, 16-bits, 32-bits or 64-bits in size.
 13. Thenon-transitory machine-readable medium of claim 8, wherein the size ofthe data elements of the source and destination registers is defined bythe opcode.
 14. The non-transitory machine-readable medium of claim 8,wherein the executing further comprises: determining, after each sum, ifthe data element position is the last of a data lane; when the dataelement position is the last of the data lane, then the processing ofthe data lane is complete; and when the data element position is not thelast of the data lane, then a next least significant packed data elementposition has its sum calculated.
 15. A processor comprising; a decoderto decode a single instruction that includes a destination vectorregister operand, a source vector register operand, and an opcode into adecoded, single instruction; and an execution unit to execute thedecoded, single instruction to: store a first data element from a firstdata element position of the source vector register operand into acorresponding element position in the destination vector registeroperand, store a second data element from a second data element positionof the source vector register operand into a corresponding elementposition in the destination vector register operand, data elements fromthe first data element position up to the second data element positioncomprising a first data lane and data elements from the second dataelement position up to and including a most significant data elementposition of the source vector register operand comprising a second datalane, calculate, for each data element position of each of the firstdata lane and second data lane of the source vector register operand, asum of all data elements from data element positions in each lane thatare less significant than the data element positions and a data elementof that position, wherein the sum generated for each data elementposition is the sum of all data elements in each lane up to andincluding that data element of that data element position, and storeeach calculated sum for a data element position of the source vectorregister operand in a corresponding data element position of thedestination vector register operand.
 16. The processor of claim 15,wherein each data lane of the source vector has four data elements. 17.The processor of claim 15, wherein a number of data lanes to beprocessed is dependent upon the size of the destination vector register.18. The processor of claim 15, wherein the source and destination vectorregisters are 128-bits 256-bits, or 512-bits in size.
 19. The processorof claim 15, wherein the data elements of the source and destinationregisters are 8-bits, 16-bits, 32-bits, or 64-bits in size.
 20. Theprocessor of claim 15, wherein the execution unit is to execute thedecoded, single instruction to further: determine, after each sum, ifthe data element position is the last of a data lane; when the dataelement position is the last of the data lane, then the processing ofthe data lane is complete; and when the data element position is not thelast of the data lane, then a next least significant data elementposition has its sum calculated.